


High Speed PCB Design

Year 2003

Acknowledgement

Thanks to those people and websites that directly or indirectly contributed to this training material

Conduct by : HK Sim simhkeng@gmail.com



Topics to Cover

- ☐ High Speed Transmission - General
- ☐ Transmission Line Models
- ☐ Power and Ground Planes
- ☐ High Speed Signal Routing
- ☐ Signal Propagation
- ☐ Impedance Matching
- ☐ Power Supply Filtering
- ☐ Cross talk
- ☐ Ground Bounces

High Speed Transmission

Questions for High Speed

Why special in high speed (high frequency) ?

How to design interconnection (routing) on PCB ?

How to reduce signal reflection (Impedance matching) ?

How to design power / ground planes ?

How to reduce EMI ?

How to design power bus ?

Ground bounce ?

High Speed Transmission


Low speed - low frequency response . Very little effect on signal

High speed - High frequency effect take over
Transmission line characteristic


Short line can become

- Ringing
- Cross Talk
- Reflection
- Ground Bound

How high is high speed ? Very sharp rise time e.g. <10 nSec




High Speed Transmission



At high speed digital signal transmission, shortest PCB trace suffers from transmission line effect. In high speed (high frequency) environment, we talk about

- Impedance
- Inductance
- Capacitance




High Speed Transmission

Transmission Loss

Dielectric Absorption


High frequency excite molecule in the insulator



PCB material, wire/cable insulator


Skin Effect

High frequency signal tend to travel on the conductor's surface



Power/Gnd Plane

Skin effect




PCB trace

High Speed Transmission

Signal Return Path

- ❑ Every signal line (PCB or cable) must have return path close to it



Transmission Line Models

Transmission Line Models

Parameters

Dimension in mil (milli-inch)

Z_0 in ohms

L in nH/in

1 oz copper,

C_0 in pF/in

$T = 1.4$ mil thickness

T_{pd} in nSec/in

FR4 Fiber glass Epoxy $\epsilon_r = 4.7$

Teflon $\epsilon_r = 2.2$


Teflon Glass $\epsilon_r = 2.5$

Polyimide $\epsilon_r = 3.5$

Polyimide Glass $\epsilon_r = 4.2$

Transmission Line Models


Microstrip



$$Er' = Er \times (1 - \exp(-(1.55 \times H1) / H))$$

$$Tpd = 0.0833 \times (1.016 \times \text{SQRT}(Er'))$$


Embedded Microstrip



$$Er' = Er \times (1 - \exp(-1.55 \times H1 / H))$$


$$Tpd = 0.0833 \times (1.016 \times \text{SQRT}(Er'))$$

Stripline (Symmetric)



$$Tpd = 0.0833 \times (1.016 \times \text{Sqrt}(Er))$$


Stripline Asymetry



$$Tpd = 0.0833 * (1.016 * (\text{Sqrt}(Er)))$$


Transmission Line Models

Differential Stripline




$$Z_{diff} = 2 \times Z_o \left(1 - 0.347 \times \exp \left(-2.9 \times (S / H) \right) \right)$$

Differential Microstrip




$$Z_{diff} = 2 \times Z_o \left(1 - 0.48 \times \exp \left(-0.96 \times (S / H) \right) \right)$$

Dual Stripline




$$T_{pd} = 0.0833 \times \left(1.016 \times \left(\text{SQRT}(Er) \right) \right)$$

Power and Ground Planes



Power and Ground Planes

- ❑ DC voltages in a system : 5V, 3.3V, 2.5V, 1.8V, 1.2V
- ❑ Lower voltage : power saving and faster (dV/dt smaller)
- ❑ Multiple power supply : noise isolation




Power and Ground Planes

- ❑ Different voltage planes should Not
 - overlap each over (noise coupling)
 - sharing same ground plane (noise coupling and ground bounces)
- ❑ Sensitive to noise ?
 - Use separate voltage plane and ground plane
 - All ground planes need to star connected to a single point ground (power supply's ground)
- ❑ PCB Cost is key concerned & noise is not a issue ?
 - all the power supply planes can reference to a single ground plane

Power and Ground Planes

Plane Discontinuity


- ❑ High speed design need solid ground/power planes
- ❑ Via / through hole create holes in planes but effect minor
- ❑ Slot / Void create big empty space in planes causing major problems :
 - Signal impedance mis-match
 - longer high speed signal return path(EMI problem)



Power and Ground Planes

Vcc Voltage Drop

- When design power bus with many devices drawing high current , Voltage drop is significant even With small resistance across the Power bus



No more margin for voltage

$$I_{\text{Total}} = 2A$$


$$R = 0.125 \text{ amp}$$

$$V_{\text{drop}} = 0.25 \text{ v} \quad 5V \text{ +/- } 5\%$$

Power and Ground Planes


4 and 2 Layer PCB

4 Layer PCB



Noise generated are distributed

Non high speed application - 2 layer PCB




Noise generated by device A
Will couple into device B

High Speed Signal Routing

High Speed Signal Routing

Signal Return Path




2 Possible current loop


- ❑ AC return signal take the path of least impedance (not necessary least resistance) to current

High Speed Signal Routing

- ❑ At high frequency (speed) , impedance increased with inductance
- ❑ Least inductance path is the path in the plan directly under the signal path




$$L = k L \ln ((d-r) / r)$$



High Speed Signal Routing

Slotted / Complete Ground Plan

- ❑ As speed increases, signal return path directly underneath the signal trace (Gnd/Pwr planes)




High Speed Signal Routing

Digital & Analog Ground Planes

- ☐ Digital circuit generate high noise
- ☐ High speed analog circuit sensitive to noise
- ☐ Digital and analog ground planes need to be separated
- ☐ Both ground plan are tied together at the system power supply ground
- ☐ For a DAC device ,the converted analog signal line need to go into the analog circuit, where is the return path ?
- ☐ Place a bridging path between the two ground plan under the signal line


High Speed Signal Routing

Combine Digital & Analog Ground Planes




Ground plane under the signal line that need to go across the Digital and analog section


High Speed Signal Routing



Good Design



Pool Design



Pool Design

High Speed Signal Routing

Clock Signal


R

- ☐ Avoid serpentine routine (as straight as possible)
- ☐ Avoid travel in multi-layers
- ☐ Avoid via in clock transmission
- ☐ Route in microstrip, $\epsilon_r = 1$
- ☐ Ground plan next to outer (signal) layer to minimize noise
- ☐ Sandwich the clock layer by ground plan if it is in the inner layer
- ☐ Terminate clock signal

High Speed Signal Routing

Differential Signal

- ❑ Two signal wires compliment each other
- ❑ Good for low signal level application $v^+ - (v^-) = 2v$
- ❑ Perform better than single ended in noisy environment
- ❑ Crossover theoretically at 0 v
- ❑ If return for one signal (+) is exactly equal to the other signal (-), the sum is zero and no current flow
- ❑ If the sum is not zero, the resultant current have to flow to ground




High Speed Signal Routing

Design rules for differential signal

- ❑ Differential trace must be equal length
 - with equal length, the cross over point the can be zero
- ❑ Route differential traces closely together
 - minimize current loop (reduce EMI)
 - noise coupled on both traces will be more equal and thus cancel each other
- ❑ Constant separation between traces for entire length
 - impedance remain constant

High Speed Signal Routing

Differential Signal





- ☐ $D > 2S$
- ☐ S - as small as possible
- ☐ Constant distance and same length between differential Trace
- ☐ Minimize impedance mismatch and inductance and avoid via

High Speed Signal Routing

Equal Length


- ❑ Trace length matching when a source need to drive multiple loads with same length
- ❑ $S \gg 3H$, avoid serpentine for clock



High Speed Signal Routing

Turning of Trace



- ❑ Incorrect turning of signal traces changes its dimension and thus Z_0 which causes reflection, distortion and noise
- ❑ E field becomes concentrated at the sharp corners causing emission



High Speed Signal Routing


Misc

8 Layer PCB



Signal Propagation

Signal Propagation



- ❑ It is not how fast electrons travel in copper
- ❑ It is how fast the electromagnetic field can travel in the medium that it is in
- ❑ Electromagnetic wave travel at the speed of light in vacuum. But slower in medium
- ❑ In FR4, signal travel at 6" per nsec

Signal Propagation


- When signal line > transition time of a signal by 4 times

Tr (ns)	Line Length (in)
5	> 8.6
4	> 6.9
3	> 5.1
2	> 3.4
1	> 1.7


- Tr = 1 ns, Critical length = 3" - verified ?

Impedance Matching

Impedance Matching



If $Z_s \neq Z_o \neq Z_{in} \rightarrow$ Mis Match




Why ?



Transmitted signal is not fully absorbed by receiver and excess energy is reflected back to transmitter, back and forth till the signal dies off

Impedance Matching


Parallel Termination



- ❑ Cause loading to the driving source

Impedance Matching


Thevenin Parallel Termination



- ❑ Reduce current load on driving source
- ❑ Consume DC current from V_{cc}

Impedance Matching


Series RC Termination



- ❑ $R = Z_o$ at ac signal of interest
- ❑ $C > 100 \text{ pf}$
- ❑ C block DC low frequency signal while passing high frequency signal

Impedance Matching


Series Source Matching



- ☐ Match impedance at signal source
- ☐ Add series resistance to R_s to match the line signal source Z_o
- ☐ Attenuate secondary reflection
- ☐ Delay signal path as it increase RC time constant

Impedance Matching

Differential Pair Termination



- ❑ Each signal path $Z_0 = 50 \text{ ohm}$ to ground
- ❑ Total $Z_{\text{Differential pair}} = 50 + 50 = 100 \text{ ohm}$

Power Supply Filtering

Power Supply Filtering

Decoupling Capacitors

Electrolytic
Low Frequency



- ❑ Supply extra Switching Current
- ❑ Filter low frequency noise (e.g. 60 Hz)
- ❑ Electrolytic - 10 μF to 100 μF

Ceramic
High Frequency




- ❑ Filter high frequency noise $> 100 \text{ MHz}$
- ❑ Ceramic - 0.01 μF to 0.1 μF

Power Plan & Ground plan
for distributed capacitance


Power Supply Filtering

Decoupling Capacitors




At high frequency, parasitic component, (R,L) become significant. Beyond resonant frequency, capacitor no more behavior as idea capacitor

Power Supply Filtering



R

Power Supply Filtering



Cross Talk

Cross Talk


Unwanted signal coupled between traces

Forward (Capacitive) Cross Talk


- ❑ Two long parallel traces mutual capacitance between them causing signal cross over

Backward (Inductive) Cross Talk

- ❑ Magnetic field (caused by signal traveling) from one trace induced a signal in the neighboring trace



Cross Talk



- ❑ Height of trace above the ground plane and dielectric material affect cross talk
- ❑ Low dielectric material reduces separation between signal trace and ground

Ground Bounces


Ground Bounce

- ❑ Fast switching edge causing high transient current in the IC's ground ,together with quick discharge of capacitance load current into the ground develop a transient ground voltage causes ground bounce
- ❑ Ensure good ground or use ground plan
- ❑ Ensure good decoupling capacitors across device's VCC and Ground and close to the device's lead

Appendix

Micro Strip

Microstrip




1 oz copper trace $T = 1.4$ mil
FR4 material $Er = 4.1$

$$Z_0 = (87 / \text{Sqrt}(Er + 1.41)) \ln((5.98 \times H) / (0.8W + T))$$
$$C_0 = (0.67 \times (Er + 1.41)) / \ln((5.98 \times H) / (0.8 \times W + T))$$
$$L_0 = 0.001 \times (C_0 \times \text{SUMSQ}(Z_0)) \text{ ???}$$
$$T_{pd} = 0.0833 \times (1.016 \times (\text{SQRT}(0.475 \times Er + 0.67)))$$

for $W = 8$ mil, $H = 5$ mil, $T = 1.4$ mil, $Er = 4.1$ $Z_0 = 49.67$ ohm

Strip line

Embedded Microstrip




1 oz copper trace $T = 1.4$ mil
FR4 material $Er = 4.1$

$$\begin{aligned} Er' &= Er \times (1 - \text{Exp}((-1.55 \times H1) / H)) \\ Zo &= (60 / \text{Sqrt}(Er')) \ln((5.98 \times H) / (0.8 \times W + T)) \\ Co &= (1.41 \times Er') / \ln((5.98 \times H) / (0.8 \times W + T)) \\ Lo &= 0.001 \times (Co \times \text{SUMSQ}(Zo)) \text{ ???} \\ Tpd &= 0.0833 \times (1.016 \times \text{SQRT}(Er')) \end{aligned}$$

Strip line

Stripline (Symmetric)



1 oz copper trace $T = 1.4$ mil
FR4 material $Er = 4.1$

$$Z_0 = (60 / \text{Sqrt} (Er)) \ln (1.9 \times (2 \times H + T) / (0.8 \times W + T))$$


$$C_0 = (1.41 \times Er) / \ln ((3.81 \times H) / (0.8 \times W + T))$$

$$L_0 = 0.001 \times (C_0 \times \text{SUM SQ} (Z_0))$$

$$T_{pd} = 0.0833 \times (1.016 \times \text{Sqrt} (Er))$$

Strip line

Stripline Asymetry



1 oz copper trace $T = 1.4$ mil
FR4 material $Er = 4.1$

$$Co = (2.82 * Er) / (\ln ((2 * (H - T)) / ((0.268 * W) + (0.335 * T))))$$


$$Lo = 0.001 * (Co * SUMSQ (Zo))$$

$$Zo = (80 / \text{Sqrt}(Er)) * \ln ((1.9 * (2 * H + T)) / (0.8 * W + T)) * (1 - (H / (4 * H1)))$$

$$Tpd = 0.0833 * (1.016 * (\text{Sqrt}(Er)))$$

Strip line

Differential Stripline




1 oz copper trace $T = 1.4$ mil
FR4 material $\epsilon_r = 4.1$

$$Z_{diff} = 2 \times Z_o (1 - 0.347 \times \exp(-2.9 \times (S / H)))$$

Strip line

Differential Microstrip




1 oz copper trace $T = 1.4$ mil
FR4 material $\epsilon_r = 4.1$

$$Z_{diff} = 2 \times Z_o (1 - 0.48 \times \exp(-0.96 \times (S / H)))$$

Strip line Impedance

Dual Stripline



1 oz copper trace $T = 1.4$ mil
FR4 material $Er = 4.1$

$$Co = (2.82 \times Er) / (\ln ((2 \times (H-T)) / ((0.268 \times W) + (0.335 \times T))))$$

$$Lo = 0.001 * (Co * SUMSQ (Zo)) ???$$

$$Zo = (80 / \text{SQRT}(Er)) * \ln ((1.9 * (2 * H + T)) / (0.8 * W + T)) * (1 - (H / (4 * (H + C + T))))$$

$$Tpd = 0.0833 * (1.016 * (\text{SQRT}(Er)))$$